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ABSTRACT 
The Electrostatic Discharge (ESD) sensitivities of thin film • passive 
components, namely conductors, capacitors and resistors have been 
characterized. The components were evaluated using two models: The 
Human Body Model .. (HBM) and the Charge Device Model (CDM). Following 
the standard ESD testing procedure (X-19435 specification), components from 
various HICs were tested and failures analyzed. Also the effects of the 
components' geometry, fabrication and electrical characteristic were 
investigated. 
Thin film Au 
l 
The fallowing observations were made from this study. 
conductors made with minimum linewidth of 60 µm were insensitive to ESD of 
3000V. Capacitors failed HBM voltages as low as 300V when tested following 
the specification which calls for multiple HBM discharges. However, this test 
procedure was not indicative of the <;apacitors' ESD robustness due to a 
\ 
cumulative effect of the capacitors' ESD charging voltages. Therefore, a new 
HBM testing procedure has been recommended for ESD evaluation of 
capacitors. Low value resistors were sensitive to ESD voltages as low as 600V. 
The room temperature vulcanized (RTV) encapsulation prevented arcin_g 
which had a significant effect on the ESD sensitivity of high value resistors. 
Based on the experimental results and analysis, design rules for ESD robust 
1 
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• 
low value resistors have been recommended. Also, a new meander resistor 
design has been proposed. 
! . 
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1. INTRODUCTION 
In recent years, conservative estimates blame billions of dollars in lost profits 
annually due to reliability problems of electronic components. One significant 
cause of reliability failures has been identified as Electrostatic Discharge 
(ESD). 
Because of problems due to ESD, much effort has been devoted in recent years 
to the understanding of ESD effects on electronic devices. Susceptibility 
ranges of various IC devices exposed to ESD have been established [1]. In the 
meantime, a great deal of attention has been given to protecting electronic 
devices from ESD related damages. Protection circuits for semiconductor 
devices have been designed and implemented. They have proved to enhance 
the ESD sensitivity levels of IC devices. 
Hybrid integrated circuits (HICs) which utilize semiconductor devices and 
passive components are also susceptible to ESD events. Cases of ESD damage 
to hybrid circuits have been reported [2,3,4]. Even though high energy pulse 
failures of passive components, both film and discrete, have been mentioned in 
the literature [5,6, 7], the general conception is that the ESD sensitivity of a 
HIC is dictated by the ESD sensitivity of the semiconductor ICs used on the 
hybrid. Hybrid passive components have been thought to be physically robust 
e,. 
;, 
enough to absorb more electrostatic energy than the ICs. However, E. W. 
3 
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Chase showed that on one particular me, the hybrid passive components were 
more vulnerable to ESD than was the IC used on the hybrid [8]. The results 
suggest that the hybrid passive components are not always more ESD robust 
than the ICs on a HIC, and that the effects of ESD on hybrid passive 
components must be fully characterized. 
This thesis concerns itself with the ESD sensitivities of hybrid passive thin 
film components namely conductors, resistors and capacitors. The effects of 
their 1) physical size, 2) component value, 3) fabrication, and 4) electrical 
characteristic will be investigated. This study does not address the ESD 
sensitivity of I Cs used on hybrid circuits nor the ESD effects on thick film 
hybrid components which are generally considered less vulnerable to ESD than 
the thin film components. 
1.1 Background 
Fabrication of hybr,id thin film components starts with a layer of glaze on a 
ceramic substrate to define the capacitor region. A layer of alpha tantalum is 
next deposited, and etched to define the capacitor base electrode. The 
tantalum is anodized to form an 'anodic dielectric (tantalum pentoxide 
Ta205). Then a layer of tantalum nitride (Ta 2N) resistor film is sputtered 
over the substrate. The film thickness of Ta 2 N used in this study is about 
0 
300A thick. Following two layers of evaporated titanium (Ti) and palladium 
(Pd), a layer of gold (Au) is "blanket" plated over other films. The Au, Pd 
4 
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~ 
and Ti are etched using a photolithographic process to define the conductors 
and the capacitor counter-electrode. The final step is to pattern the resistors 
using another photolithographic process. The film components are thermally 
l ' 
stabilized at 300 degrees centigrade for 4 hours. The resistors are then laser 
trimmed to adjust them to the specified values required by their application. 
The conductors made with this process usually have the following properties: 
• film thickness of 2 µm 
• sheet resistance 0.02 0/square 
• current density < 104 amp/ cm 2 ; above this electromigration of 
gold might occur. 
Thin film capacitors made with this process usually have the fallowing 
properties: 
• dielectric is polar in nature 
• de leakage current is about 0.2 nA/nF at a de bias voltage of about 
1/4 of the anodization voltage 
• capacitance aging is less than -0.4% for 20 years at 65 degrees C 
• breakdown voltage is less than the anodization voltage which is 
either 190V or 90V 
\ 
• dielectric thickness is directly related to the anodization voltage. 
The 190V anodization voltage yields a capacitance density of 61 
rtF / cm 2 while the 90V yields a 130 nF / cm 2 density. 
Thin film resistors made with this process have the fallowing properties: 
• oxide film formed by the stabilization step (heat treatment at 300 
I 
degrees C for 4 hours) inhibits resistance changes at lower 
tern perat ure. 
• high recrystallization temperature inhibits chemical changes that 
might change the resistance 
5 
• 
• melting temperature is about 3000 degrees C 
• sheet resistance is about 3000/square 
• resistor aging is less than 0.1 % for 20 years at 65 degrees C 
A hybrid thin film resistor is normally designed as either a meander resistor or 
a bar resister (Figure 1) depending on the desired resistance design value. 
Usually bar resistors are used when resistance of less than 4KO is required. A 
meander resistor consists of a top hat, ladder sections and loops. The 
standard linewidths are 60, 40 and 25 µm wide. Bar resistors usually have a 
much larger width. 
The l1ybrid used in Chase's study has two capacitors with value of 5.lnF each. 
They were made using the 190V anodization voltage. Resistors ranging from 
2.77 KO to 115 KO were designed as meander resistors. The linewidth is 60 
µm wide. Chase's findings were that capacitors were damaged at ESD pulses 
as low as 400V and resistors at 1000V while the '·w was designed for an ESD 
threshold of 2000V (8]. The damage to resistors, according to Chase, was 
found to be design and geometry dependent and capacitors defect dependent. 
It should be noted that each pin of the hybrid was pulsed with 10 zaps at 
± 200V to ± 3000V in 10 steps with the pow·er supply pins grounded. Since 
the discharging path was through the IC, some resistors in series with other 
resistors and with the IC inputs were stressed more often than others. Also 
I 
the capacitors were zapped and discharged through series resistors which are 
also in series with the IC impedance. Although discharging through the 
6-
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hybrid power supply pins has been recommended in ESD testing procedures 
[9], the discharging path (ideally, directly to the ground) was not optimized in 
this case where only passive components were investigated for ESD effects. In 
this study the components will be pulsed and discharged at their own 
terminals. 
r··-
1.2 Scope of the Thesis 
The objective of this thesis is to investigate the ESD sensitivities of thin film 
hybrid passive components with regard to the effects of the following: 
a) For conductors 
• Minimum linewidth: 60 µm 
• RTV (room temperature vulcanized) encapsulation 
b) For capacitors 
• physical size and component value: 5 nF capacitors will be 
compared to 1 nF capacitors 
• anodization voltage: 90V versus 190V 
• leakage current 
• RTV encapsulation 
c) For resistors: 
• physical size: 60 µm linewidth resi§tors will be compared to 25 µm 
linewidth resistors 
• component val,ue: low value (bar) versus high value (meander type) 
resistors 
• RTV encapsulation 
Since it would be costly and time consuming to fabricate new hybrid circuits 
for experiments, the test vehicles used for this project will be collected among 
various existing thin film hybrid circuits (Figure 2). Some minor modifications 
7 
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such as laser opening of conductors to isolate a component, and wire bonding 
to provide connections to external leads will be made. The components will be 
ESD evaluated using two widely accepted ESD models: the Human Body 
Model {HBM) and the Charge Device Model {CDM) which will be briefly 
described in the next section. 
Following the experiments, damaged components will be failure mode analyzed 
{FMA). Failure modes and damaging mechanism(s) will be discussed and 
compared to theoretical failure models reported elsewhere. Based on the 
experimental results, some recommendations for .a m_ore ESD-robust design 
and future study will be presented at the conclusion. 
2. ESD THEORY AND MODELS 
Whenever two different materials come in contact and/or are rubbed together, 
electrons are transferred from one material to the other. This action called 
triboelectric charging generates an equal and opposite charge Q on the 
material surfaces. When the materials are in contact, the potential V is 
usually smaller than their maximum electrochemical potentials ( < IV). The 
potential V relates to the charge Q as Q = CV where C is the capacitance of 
the materials. But when the materials are separated, the capacitance 
decreases and the charge Q remains unchanged, so the potential V must 
increase to satisfy the "static Ohm's law" Q = CV. In some cases, this 
electrostatic potential can increase to thousands of volts. Raising the charge 
8 
... j . 
Q to this high voltage requires an energy input (note that the energy , E = 
.!. C v2, increases after the separation). The extra energy comes from a small 
2 
fraction of the mechanical energy supplied by the person separating the 
materials or lifting a shoe or taking off a sweater [10]. A sudden release of this 
electrostatic energy is called ESD. 
\ -----/ 
An ESD event can be as familiar as a shock on~might receive by touching a 
metal door knob in the winter. Most of the time, an ESD event happens 
without notice. A person can generate electrostatic charge by walking across a 
carpeted room and then transfer the charge to .-an electronic device by 
(;'.~ 
touching it. The person feels nothing when touching the device, but the 
device may have been damaged. Another example of an unnoticeable ESD 
event is a build up of charge to a device sliding in a plastic shipping tube; 
upon touching the ground the device discharges and damage to the device 
I ' 
may have been done. Thus, unnoticeable ESD events can happen /and Gause 
' 
electronic integrated circuit (IC) devices to fail during all stages of assembly, 
<" 
test, transfer, use and maintenance [11]. As advances in technology allow 
smaller device geometries and higher speeds, electronic devices are expected to 
be more sensitive to ESD. 
1-
S ever al models have been used to describe and simulate ESD events that cause 
device failures. But the two most widely accepted are the Human Body Model 
(HBM) and the Charge Device Model (CDM) which will be used in this study. 
9 
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They are also the two standard ESD models called out in the X-1Q435 
specification [Q] which outlines procedures for evaluating ESD damage 
thresholds of semiconductor devices. 
2.1 Human Body Model (HBM) [12] 
The HBM (Figure 3) simulates a charged person (i.e., a charged 100 pF 
capacitor) touching an uncharged device with his skin (~ 15000 resistor). The 
HBM assumes that the discharge occurs at a single lead while another lead is 
grounded. In this study, a component is discharged at one terminal and the 
other terminal is grounded. It should be noted that the standard 100 pF 
capacitor and 15000 resistor in no way represents the innumerable human 
body RC values. The HBM-RC values depend on many factors such as 
relative humidity, physical size of person, type of shoes, etc. The standard 100 
pF-15000 RC only provides a means for evaluating the ESD sensitivity of an 
electronic device and comparing it to the ESD sensitivities of other devices 
[13]. Implementation of the HBM is described in Figure 3a. The human body 
capacitor ( Cn) is charged to a voltage VnBM with switch Sl closed and switch 
S2 open. After Sl is open, the charge (Q = Cn VnnM) is dumped into the 
device by closing S2. 
2.1.1 HBM Evaluati·on of Res£stors 
When a resistor RT is HBM evaluated, the equivalent circuit of the HBM 
during discharging is an RC circuit (Figure 3b ). The current as a function of 
10 
;, 
I· 
·-- .. ( .... ·• 
11"'-.l: 
, 
time for a HBM event involving a resistor RT (Figure 3d) is given by: 
where: 
i ( t) = Ip e - t Ir 
VHnM 1----
p - Rn+ Rr 
R8 is the human body resistance 
r = Cs (Rs+ Rr) 
The power dissipated in the resistor RT: 
p(t) = Rr i 2(t) 
The energy absorbed by the resistor RT: 
00 00 
ERr = J p(t) dt = J Rr i 2 (t) dt 
0 0 
Substituting i(t) from (1 ): 
00 
ERr = f Rr ~ e - 2t/r dt 
0 
= Rr~ r/2 
Substituting for IP and r from Eqs. (2) and (3): 
l R1· 
- Cs VJiaM 
2 , RB+ Rr 
Thus, the energy absorbed by Rr during an HBM event is: 
RT 
ERT = Eo ----
Rn+ Rr 
Where E0 = f CB v2HBM (the initial energy stored in CB) 
11 
\ 
' i.1 
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(1) 
(3) 
( 4) 
(5) 
(6) 
• 
' 
Eq.(6) indicates that for a resistor, the energy absorbed during an HBM event 
depends on its resistance. High value resistors (Rr > 15KO) absorb most of 
the ESD energy (RT/ [ Rs + RT]~ 1) while low value resistors only absorb a 
fraction of the total energy. Equation (6) also predicts that for a very small 
value resistor (resistance of conductor for example), the energy absorbed 
during an HBM event is almost negligible. 
2.1. 2 HBM Evaluation of Capacitors 
For capacitors, the charging voltage is of more interest. Figure 3c shows the 
equivalent circuit of the HBM involving a capacitor. The charge before a 
discharge: 
Qbefore = VHBMCB 
The charge equation after a discharge is given as: 
Qafter = QcBafter + QcTafter 
= VcrCs + VcrCr 
Where Ver is the final voltage of the test capacitor. But since: 
thus 
VnsMCB 
Ver=----
CB + Cr 
(7) 
(The differential equation for a series CsRsCr circ1uit also yields the same 
solution) . 
This equation indicates that for a capacitor, the charging voltage depends on 
12 
' !
" 
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' 
• 
• 
its value: the bigger the capacitor, the smaller the charging voltage (resulting 
in a smaller charge transferred to the test capacitor). This also predicts that 
smaller capacitors are more susceptible to HBM-ESD than the bigger ones. 
It should be noted that not all energy released by CB is absorbed by CT. The 
energy ERB dissipated by R r can be calculate "a:st 
ERT = Eo - EcB +Ecr after a./ter 
= l cBV1fBM- l CB+ CT v2cT 
2 2 
Substituting Ver from Eq.(7) and simplifying: 
Cr 
Since Cr > > CB in this study, this equation suggests that, during an HBM 
event involving a capacitor, most of the initial energy is dissipated by Rs. 
Also, the smaller the test capacitor, the less energy is absorbed by the body 
\ 
resistor RB. 
2.2 Charge Device Model (CDM) [14] 
The CDM (Figure 4) simulates a quick discharge of a charge residing on the 
device itself through one lead of the device. The device has been either 
charged by triboelectric actions (e.g., sliding in shipping tubes) or received 
charges transferred from another object having a higher static potential. 
Implementation of the CDM is described in Figure 4a. The test device is 
. 
charged to a potential V CDM by touching its leads with the probe of a power 
supply (switch Sl open). The device package is now considered as one plate of 
13 
·~ a capacitor. The other plate is the ground plane separated from the device by 
a 1/32" thick Teflon sheet. When switch Sl is closed, the charge stored in the 
device is quickly discharged through a 10 resistor which represents the 
contact resistance. As in the HBM case, the CDM provides a standard means 
for evaluating and comparing ESD sensitivities of electronic components. 
Actual charge of a device may vary with factors such as device size, relative 
humidity, lead inductance, position of the device during a CDM event, etc. 
2. 2.1 CDM Evaluation of Capacitors 
( 
As in the HBM, the charging voltage of a test capacitor in the CDM can be 
described by Eq (7). Since the total charge of a device depends on its 
capacitance, it is expected that the CDM will cause less damage · to the 
capacitors than the HBM in this study since the HICs used are relatively 
small. 
2. 2. 2 CDM Evaluation of Resistors 
Without the presence of the skin resistance, the inductance of the device may 
play a role during a CDM event. It is suggested that an inductor of less than 
10 nH be included in the CDM [13]. The equivalent circuit of the CDM is a 
series RCL network (Figure 4b) when a resistor RT · is CDM evaluated 
(neglecting the 10 contact resistor). The solution for the current as function 
of time can be found in many text books. For high value resistors where L 
· < < CDR}/4, the circuit is overdamped and the current waveform is 
14 
:·\ 
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exponentially decaying, similar to that of the HBM case. This is the reason 
why the device inductance is not taken into account for the HBM equivalent 
circuit. For a low value resistor wh~re L > CDR}/4, the circuit is 
underdamped and the current has the form of damped sinusoid (Figure 4c ): 
where: 
V CDM is the CDM potential 
wd = v' w2 - a2 
0 
1 
w =---
0 ~ 
Rr 
a= 2L 
The power dissipated is given as: 
and the energy absorbed: 
h 
p(t) = Rr i 2 (t) 
ST 
E= f Rr 'i 2(t) dt 
0 
where: T = _!_= 2L 
a Rr 
(8) 
The power dissipation and the energy absorbed in the CDM as shown are not 
easily calculated due to the unknown values of the device capacitance CD and 
• 
inductance L. Therefore, in this study, most of the mathematical analysis will 
be based on the HBM results. The CDM results .will be used only to determine 
thresholds for the components and their failure modes. 
15 
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3. EXPERIMENTAL PROCEDURE 
• 
Various thin film hybrid circuits were subjected to ESD studies (Figure 2). 
The 60 µm triple track pattern was used for ESD evaluation of conductors. 
The 618 was used for a study of 190V-5nF capacitors. The 924A and 924 H, 
· designed with the same circuit topography, were used for studies of 90V-5nF 
and 90V-lnF capacitors, respectively. Resistors in parallel with the capacitors 
being studied were laser cut to isolate the capacitors from other components. 
Two resistor-only-HICs, designed from an identical resistor network but with 
different resistors geometries, were used for studies of thin film resistors. The 
763AE consists of one bar resistor and seven 60 µm linewidth meander 
resistors. The 763AE II has two bar resistors and six 25 µm linewidth meander 
resistors. The 868F was used for a study of low value resistors (50 0 and 500 
0). Table 1 summarizes the HICs and components used for the experiments. 
It should be noted that except for two resistors on the 868F, all components' 
terminations are connected to the external leads by design. In the case of the 
868F, two wire bonds were needed to provide connections of terminals to 
external leads. Half of the total samples were RTV encapsulated. The 
components were evaluated using both ESD models. 
The components were ESD stressed with 5 pulses (standard procedure [9]) at 
, 
± 300V to ± 3000V in 10 steps. The components values were measured 
before and after each set of pulses (5 zaps). Failures were defined as a change 
in component value by more than ± .2%. For capacitors, the dissipation 
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factors were also monitored but were not used to determine failures. The 
leakage currents of capacitors were measured before the experiment but only 
the leakage currents of the 618 capacitors were used to relate the effect of 
initial leakage current on ESD damage to capacitors. The reason is that only 
the 618 capacitors had leakage currents ranging from 0.1 nA to 5 nA while the 
other two groups (924As & 924Hs) had a much tighter distribution in leakage 
current values. It should be noted that all capacitors had been screened for 
low initial leakage currents (2 nA/nF maximum). 
4. RESULTS 
4.1 Conductors 
Thin film conductors (TiPdAu metalization) pattern generated as 60 µm wide 
lines showed no change in resistance value when ESD stressed at voltages from 
±300V to ±3000V with either the HBM or the CDM. The RTV encapsulation 
also showed no effect on the conductors from ESD stress for both models. 
4.2 Capacitors 
,4.2.1 Human Body Model 
Tables 2 and 3 summarize the results of ESD testing capacitors using the 
HBM. Table 2 shows failures defined as changes in capacitance of more than 
.2%. All capacitors increased in value when subjected to HBM stresses. The 5 
nF - 90V capacitors failed at a nearly identical voltage (~ ± 600V), at either 
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polarity of the HBM, with or without the presence of RTV. However, some 
variations were observed in the other ·two groups; the 5 nF - 190V capacitor 
failed at a voltage as low as +900V and the I nF - 90V at ± 300V. 
Table 3 shows the blow out capacitor failures (shorts) resulting from higher 
HBM voltages. The 5 nF - I 90V capacitors failed at a voltage as low as 
-I500V, the 5 nF - 90V capacitor at -900V, and the 1 nF - 90V capacitors at ± 
600V. All capacitors were blown out as shorts at voltages between ± 600V to 
± 3000V. Somewhat higher blow out voltages were observed for the non-RTV 
groups as compared to the RTV groups of the same type. 
Figure 5 attempts to show a relationship between the initial leakage currents 
and the damage voltages on 618 HICs. It can be seen that the damage voltage 
causing a small change in capacitance (% t::..C ~ .2%) is independent of the 
C 
capacitor leakage current. But the data is not conclusive for the blow out 
voltage versus the leakage current. 
Dissipation factors (DFs) which are AC losses in capacitors increased with each 
set of zaps. At the HBM damage voltage ( t::,.f ~ .2%), the DF increased 
• 
between 10% to 50%., In all cases, the DF increased steadily (as much as 
150%) before capacitors blew out. 
4.2.2 Charge Device Model 
Table 4 shows the results of CDM testing of the capacitors. The Charge 
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Device Model did not cause any of the 618 capacitors to fail the .2% criterion, 
regardless of the polarity and the presence of RTV. Very small changes (.02 to 
.04%) were observed. Only one out of 16 of the 924A capacitors failed at a 
V CDM of +2700V. Other capacitors showed insignificant changes ( .02 to 
.05%). Five out of 16 of the 924H capacitors failed the .2% criterion. The 
others showed a change of .1 % after being subjected to ± 3000V. 
4.3 Resistors 
4.3.1 Human Body Model 
Tables 5 and 6 summarize the results of ESD testing of resistors using the 
I-IBM. It should be noted that resistors were evaluated with one polarity (HBM 
+ ). Reversing the pulse polarity, ( equivalent to interchanging the resistors 
terminals) has been commonly practiced to evaluate a component for HBM 
testing. A check on resistor Rl ( an independent resistor not tied to any of the 
other resistors on the 763AE) revealed that by interchanging the terminals for 
I-IBM + and I-IBM -, a nearly identical ESD threshold was obtained. This 
demonstrated that I-IBM evaluation with one polarity should be sufficient to 
characterize the ESD sensitivity of the resistors. Table 5 shows that for 
meander resistors, lower value resistors failed the .2% criterion at lower HBM 
voltages than higher value resistors. Smaller linewidth (25 µm) resistors failed 
at even lower HBM voltages than their counterparts made with 60 µm 
linewidth. Low value bar resistors failed the .2% criterion at I-IBM voltage as 
low as 600V. The 50 0 RA resistor did not fail even at 3000V. 
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The effect of RTV became noticeable as shown in Table 5. Resistors R4 and 
R5 (100 KO and 63.9 KO, respectively) did not fail when encapsulated with 
. 
RTV regardless of their sizes (25 µm or 60 µm). However, without RTV 
~ 
encapsulation these resistors,~ did fail the .2% criterion. Arcing between 
resistor terminals took place which accounted for damages on those high value 
resistors. Arcing also occurred on terminals of R2, R7 and R8 which also 
caused the unencapsulated resistors to change in value at lower I-IBM voltages 
than their RTV encapsulated counterparts. It was interesting to observe that 
without RTV, the 60 µm resistor R2 (25 KO) and the bar Rl (4.87 KO) did 
not fail the .2% criterion even at 3000V. The gold conductors tied to 
terminals of the resistors were routed, unintentionally, such that at one place, 
they are separated by only a 5 mil air gap (Figure 6). At I-IBM pulses of 
1500V, arcing was observed between the conductors which shunted the 
current flowing through the resistors. So, in effect, these two resistors were 
not stressed by VHBM ~ 1500V at all. On the other hand, VHBM :S 1500V did 
not cause any damage to them as shown in Table 5. 
Table 6 tab1:1-lates either I-IBM voltages which caused resistors to fail as open or 
~R 
the maximum % at 3000V. Encapsulated resistors which had been 
R 
~R . 
damaged (% R ~ .2%) eventually failed as open at some higher I-IBM 
voltages except the 60 µm R2 (25KO) and ~he bar Rl (4.87 KO). However, 
most uncapsulated resistors did not fail as open. The reason is that at high 
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VHBM (> 1500V), arcing between terminals of the resistors reduced (or 
" 
shunted) the total current flowing into the resistor bulk. 
,1.3.2 Charge Device Model 
Tables 7 and 8 summarize the results of ESD testing of resistors using the 
CDM. The .2% failures, as shown in Table 7, were at a somewhat higher CDM 
voltage (~ 300V higher) than the HBM. Resistors R4 (100 KO) and R5 (63.9 
KO) of the RTV 763AE did fail the CDM -. Of particular interest are two bar 
resistors (R3 of 763AE and RB), which consistently failed at 600V. This 
voltage is lower than the average HBM failure voltage for those two resistors 
(900V ±300V). Resistors R3 of 763AE II (same value and same size as R3 of 
763AE) failed at ~ 700V. The 500 bar resistor (RA), which did not fail the 
HBM, failed the .2% criterion at ~ 2100V. 
,-'./ 
Table 8 tabulates either CDM voltages which caused resistors to fail as open or 
the maximum % !::::.RR at 3000V. Only three low value resistors (1 Kn R3, 8.6 
KO RS (25 µm) and .5 KO RB) failed as open at CDM voltages that were 
somewhat higher than HBM open voltages. Other resistors exhibited a small 
change (.3% to 6%) when CDM tested up to 3000V. For those resistors, the 
CDM did not cause damage as severe as the HBM. The RTV did 
significantly affect the CDM sensitivity of the resistors. 
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5. FAil.,URE MODE ANALYSIS 
5.1 
All capacitors, which failed the .2% criterion, did not leave any damage 
signature either when microscopically inspected or when examined with the 
Scanning Electron Microscope (SEM). Since dissipation factors increased with 
each set of zaps, it is speculated that the property of oxide dielectric material 
of these capacitors might have changed. Capacitors, which failed as shorts 
when tested with the HBM, always exhibited counterelectrode blowouts. 
Figure 7 shows several blowout sites of different shorted capacitors. It was 
observed that damage sites can occur in all areas of the capacitor including 
the edge of the counterelectrode metal. 
In all cases, the damaged area exhibited extensive metalization blowout and a 
small crater. The capacitor was damaged apparently due to a short burst of 
power which created a small explosion on the counterelectrode. 
The failure mode, similar to metalization burnouts after oxide punch-through 
in silicon devices [15,16], is probably a secondary failure mechanism. Since all 
failed capacitors were shorted after expiosions, it is possible that at some ESD 
voltage, a destructive dielectric breakdown occurs. When that happens, either 
depletion of oxygen in the dielectric ( Ta 2 N) or thermomigration of Ta through 
the diel~ctric takes place, resulting in a short to the counterelectrode (100 to 
few KO). The short probably occurs at a weak spot in the dielectric (minute 
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pinhole or oxide defect) where air has been trapped. This short draws a 
\ 
current high enough to heat up the region. If an air bubble exists in the 
heated region, an explosion takes place which craters the counterelectrode 
metal. 
5.2 Resistors 
As in the case of capacitor failures, all resistors which failed the .2% criterion 
. 
. 
did not leave any damage signature. Since no physical damage was detected, 
one can postulate that the small change (.2%) in resistance value was due to 
the heat generated by joule heating (/2 R). The resulting· high temperature of 
the resistor film can cause damage to the substrate surf ace ( the melting 
temperature of ceramic substrate is 2040 degrees C). The high temperature 
may also change the resistor material through a rapid oxidation of Ta 2N at 
some hot spots such as the laser kerf, tip of the laser kerf and inner corners of 
90 degree turns on meander patterns. 
Damaged areas which accounted for a change in resistance value by more than 
5% for meander resistors can be detected with a 400X microscope. Figure 8 
shows several damaged meander resistors. At low value HBM voltages, 
damage occurred at inner corners of the current path. The damage sites 
showed evidence of voids in the Ta 2 N film ( either by melting or cracking). 
Higher CDM voltages appeared to have the same failure signature as lower 
HBM voltages (Figure 8c ). It w~ more difficult to detect the damaged area of 
a bar resistor. In some cases, damage causing resistance value to change by 
23 
40% did not show any defects. Several damaged bar resistors are shown in ..... 
Figure 9. As expected, damage occurred along the narrowest portion of the 
resistor width and/or at the tip of the laser kerf. 
Figure 10 shows typical Auger elemental analysis of the damaged and __r-
' 
undamaged resistor areas. The reduction of Ta and the presence of Al (from 
aluminum oxide of the ceramic substrate) are evidence of obvious surface 
changes (melting of ceramic substrate (?)) and possibly melting of Ta 2N film. 
Higher HBM voltages caused extensive damage to both bar and meander 
resistors. Melting and/or disappearing of Ta 2 N film became obvious in Figure 
11. SEM pictures of both damaged and undamaged areas suggest a melting 
chemical decomposition mentioned by Chase [8]. 
Another failure mechanism which affected the ESD sensitivity of 
unencapsulated resistors is arcing at V HEM 2:: 1500V as reported early in the 
results section. Two types of arcing took place in the experiments. The first 
type relates to arcing between conductors tied to the resistors' terminals as in 
the case of R2 of the 763AE and Rl of the 763AE II. Arcing in this case 
appears to satisfy Dar kin's equation (17]. 
Breakdown voltage (BV) = 720 ( t ).46 
ER 
where t is the air gap in mils, ER is the dielectric constant (ER = 1 for air). 
In this case an air gap of 5 mils yields: 
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BV = 720 5 
1 
.46 
= 1509V 
Since these two resistors were insensitive to V HBM ~ 1500V, and arcing 
between the conductors at VnBM 2:: 1500V did not affect the resistor areas, 
the resistors did not failed the .. 2% criterion. Higher V HBM did cause some 
damage (metalization melting) to the Au conductors in the form of arcing. 
However, the damaged areas were either at the corners_ or at the edge of the 
D 
metalization lines which hardly changed the resistance value. A side 
experiment to HBM stress these resistors up to lOKV did cause severe 
·metalization burnouts (Figure 12) but the resistors remained unchanged. This 
result suggests that arcing can be used to divert the current path to protect 
uncaps·~1lated components from ESD damage. In fact, breakdown on arc gaps 
ha"'re been investigated by many as a means to protect silicon ICs from ESD 
damage [18,19]. 
The second type of arcing is quite cliff erent from the first type. In this case 
arcing occurred at resistor's terminals. It should be noted that the shorting 
bar under the loop section of a meander resistor has nearly the same. potential 
as the Au termination connected to it (refer to Figure I). The arc was 
resulted from a breakdown between the shorting bar and the other terminal . 
. This breakdown caused damage to the Au terminal which affected the resistor 
film (Figure 13). The arc can also occur at the laser cut separating the 
shorting bar from a loop. The breakdown in this case altered the current path 
such that some loops were not conaucting any current. The effective resistor 
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length was reduced. Consequently, the resistor was stressed as if it were a 
much lower value resistor. This arcing mechanism explained the damage to 
high value unencapsulated resistors (R4, R5 }. Recall that these resistors were 
insensitive to the HBM when encapsulated. In fact, arcing was observed on all 
unencapsulated resistors at some HBM voltage. The actual arcing voltage for 
each resistor depended on spacing between terminals, resistor value and how 
they were trimmed. 
6. DISCUSSION 
6.1 Conductors 
The result of ESD testing of conductors has shown that the 60 µm linewidth 
Au conductor can withstand ESD voltages up to 3000V. Many experimental 
and theoretical studies have shown that the current density and the duration 
of the voltage pulse are the dominant parameters for metalization failure due 
to electrical overstress conditions [20,21,22]. Smith [16] showed that for a 
square pulse width of less than lOOns, the heat energy due to joule heating 
(JR 2 ) in Al metalization does not have time to be conducted away to the 
silicon oxide substrate, and the system is basically an adiabatic process. 
Although the ceramic substrate has better thermal conduction, the ESD pulse 
is an exponentially decaying waveform ( r ~ 150ns) rather than a square pulse. 
Therefore, adiabatic condition can be assumed to formulate a thermal model 
for thin film Au conductors subjected to ESD stresses. The heat transfer 
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equation can be described as: 
d T _ .!1.ill. 
-dt pc 
Where: 
q(t) is the heat source per unit volume (watts/cm 3 ) 
p is the density of Au (19g/ cm 3 ) 
c is the specific heat of Au (.13 joule/g - degrees C) 
(Q) 
For an exponential waveform (ESD pulse), the temperature rise T, can be 
calculated (Appendix A). 
Where: 
hlw : Volume of the conductor (height.length.width) 
E 0 : ESD initial energy 
Re : conductor resistance 
RB : human body resistance 
T 0 : initial temperature 
The Au conductor studied in this experiment has: 
hlw = (2X10- 4 cm) (22.0 cm) (60X10- 4 cm) 
Re= 500 
Applying (10) for the HBM case where E0 = _!_CVJ1BM and Rs= 15000: 2 
T,HBM = .22 degrees C + T 0 for VHBM = 3000V 
(10) 
The reason for such a low T, is due to the high value of the film thickness 
(2X 10- 4 cm) and the small amount of energy the conductor absorbs which is 
R 
only a fraction of the total initial energy (E0 e ) for the HBM (Equation Re+RB 
6). The conductor actually absorbs more ESD energy from the CDM due to 
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the absence of the 15000 source resistance if the charge device capacitance Cv 
is comparable to CB in value. Suppose the CD = lOOpF and assume that the 
lead inductance is negligible such that all the energy stored in the device 
capacitor is dumped to Re (not a real good assumption but this will provide a 
worse case), the Tr in this case can be calculated: 
1 1 T - -Cv~cvM+To 
rcvM - pc hlw 2 (11) 
T,cDM = 6.9 degrees C + T0 for V CDM = 3000V 
The actual TrcvM is expected to be lower than that since Re does not absorb 
all the energy as assumed. Equation (11) can be used to provide a design rule 
for a minimum conductor linewidth if one can estimate the device capacitance: 
Wmin = 
1/2 Rs l T,2 
----- . - CD Y7JDM 
pc h Tm Re 2 (12) 
Where: Trv = Tm is the Au melting temperature 
Rew 
Rs = l is the sheet resistance (0/square) 
It has been shown that VEsD of 3000V does not cause damage to the 2 µm 
thick Au conductors with 60 µm linewidth since the melting temperature of 
the Au is 1063 degrees C. Furthermore, Au metalizations used in HICs are for 
interconnection and the conductors are usually in series with other 
components (resistors, capacitors and ICs) which are more sensitive to ESD 
events. If a conductor is used just as a jumper between external leads (i.e. 
routing between multiple HIC power supply pins), the conductor line is 
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usually designed as large as possible to handle high power supply currents. 
Thus, until all other components are designed to be more ESD robust (ESD 
threshold > 3000V), ESD does not appear to be a reliability problem for the 
60 µm Au conductor. 
"-: ·- -·) 
6.2 Capacitors 
As predicted in the ESD Theory section, the results confirm that 1) smaller 
capacitors are more susceptible to ESD than larger ones, 2) capacitors are 
more sensitive to the HBM than the CDM. Using the lowest HBM voltages 
that caused the capacitors to fail the .2% criterion (Table 2), the charging 
voltages of the test capacitors ( V CT) can be calculated from Equation (7). The 
calculated Ver values are 17.65V for the 5nF-190V, 11.76V for the 5nF-90V, 
and 27.27V for the lnF-90V capacitors. These V CTs voltages are either lower 
than or comparable to the de bias voltages the capacitors had withstood 
during the one minute leakage current screen (about 1/4 of their anodization 
voltages). Then how can those capacitors fail at such low V CTs? In reality, 
those capacitors failed at much higher Vcrs due to multiple discharges (5 
times) which increases the effective HBM voltage on the capacitor. A charging 
voltage calculated above is actually Ver after the first discharge (Vcr 1). This 
voltage eventually becomes the initial voltage of the test capacitor pior to the 
second discharge. Note that in between pulses (switc·h Sl open), there is no 
····· discharge path except through the capacitor's internal insulating resistance 
(Ri > 5X 109 0). Then the charge equation just before the second dtscharge 
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Qbefore2 = VnBM CB+ VcT1 CT 
assuming that CT does not lose its charge through its insulating resistance. 
The charge after the second discharge: 
Qafter2 = VcT2 CB+ VeT2 CT 
Charge conservation yields: 
VnBM CB+ Vert Cr 
Vcr2 = Cs+ Cr 
,. 
If this cumulative charging voltage does not create a critical field to cause a 
breakdown in the dielectric, the test capacitor continues receiving charges 
after each additional discharge. If this is the case, then Equation (7) can be 
modified as 
. VHBM CB+ Vern- I Cr 
Vern= Cs+ Cr (13) 
Using this equation, the theoretical charging voltages after the 5th discharge 
( V eTss) to cause .2% change in capacitance are calculated and shown in Table 
9. Again, the lowest V HBMs in Table 2 are used. These V eTss suggest that for 
the 5nF capacitors (both 190V and 90V), voltages of roughly a half of the 
anodization voltage can cause capacitors to fail the .2% criterion. For the lnF 
capacitors, Vers is 113.7V which exceeds their anodization voltage of .90V. 
Two reasons may account for this high V CTS. First, since ESD evaluation 
started at VEsD of 300V, it is suspected that the lnF capacitors would have 
failed the .2% criterion at HBM voltages lower than 300V. Secondly, Cr of 
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the lnF capacitor may lose some charge between two consecutive discharges ( 
6 seconds) through its inte1nal resistance due to its smaller time constant (r = 
CR;). 
Also tabulated in Table g are the theoretical charging voltages V crss (after 
5t·h discharge) to fail capacitors as shorts using data in Table 3. V CTSs in this 
case are much higher than VcTts· Vcrss of the 90V-lnF and the 90V-5nF 
capacitors exceed their anodization voltage. But V CTS of the 190V capacitors 
is about 3/4 of the anodization voltage. 
Due to the availability of the 618 HI Cs, two side experiments were perf o_rmed 
to clarify the cumulative effect of the charging voltage due to multiple 
discharges. The first one involved three 190V-5nF capacitors stressed with a 
single discharge using the HBM (polarities were not recorded). This time, a 
thin film resistor on the HIC was connected in parallel with the test capacitor 
(resistors' values vary and range from 16.25 KO to 55.89 KO). The HBM 
voltage to fail the .2% criterion was 2200+ i88 V. The parallel thin film 
resistors did not change in value at these HBM voltages. In another side 
experiment, four 190-5nF capacitors were HBM stressed at 4500V with a single 
discharge. V CT in this case is :::::: 90V ( one half of the anodization voltage). 
None of them failed as shorts. In both cases, the V HBMs are much higher than 
the respective failure V HBMs with multiple discharges (900V for .2% change 
and· 15oov for shorts) . 
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The above results shoJ that thin film capacitors may have been more ESD 
robust than otherwise indicated by the results of an ESD evaluation using the 
X-19435 specification as standard procedure. Multiple discharges to a 
capacitor without discharging it in between pulses may cause more damage. 
This is probably the reason for a lower failure VnBM (400V for the capacitors) 
reported by Chase (8] where 10 pulses were used to HMB evaluate the 190V-
5.lnF capacitors. It is suggested that if one follows the X-19435 specification 
calling for 5 discharges at each V HBM, the test capacitor should be fully 
discharged through a conductive foam after each discharge to avoid the 
cumulative effect of the capacitor charging voltage. This practice is also 
recommended for HBM evaluating HICs which have appliqued chip capacitors 
(discrete capacitors surface mounted on HICs), especially when they are not 
placed in parallel with other components (i.e. coupling capacitors having one 
terminal connected to an external lead). 
6.3 Resistors 
It has been shown that ESD caused damage to thi.n . film resistors, especially 
low value resistors. Arcing was identified as a failure mechanism for 
unencapsulated resistors. In this section, we concentrate on failures of RTV 
encapsulated resistors where the current of an ESD waveform is confined in 
the resistor material. In this case, the power dissipated and the energy 
absorbed c·an be calculated. If the heat energy is known then thermal failure 
models which relate the heat source to the physical parameters can be 
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formulated. As in the conductor case where the ESD waveform time constant 
is short (hundreds of ns), the adiabatic system can be used for low value 
resistors. For high value resistors where the ESD waveform time constant is 
longer, the system is probably nonadiabatic since the heat has enough time to 
be conducted away from the film material to th~ ceramic substrate. In both 
models, it is assumed that there is no temperature gradient within the resistor 
material. 
1) Adiabatic System: 
When a resistor is stressed with the H11B and the system is said to be 
adiabatic, the temperature rise in the film material (Tr) can be calculated 
using Equation (11) with T 0 neglected: 
l Rr Tr= Eo pf cf hlw RT + RB 
where: 
p I = density of resistor film (16g/ cm 2 ) 
cf = specific heat of resistor film (.167 joule/g-degree C) 
hlw = volume of the resistor (height-length-width) 
RT - resistance of the test resistor 
RB = human body resistance (15000) 
Since RT = Rs J_ (Rs is the sheet resistance Of square), Tr then becomes: w 
Ea 
----·----
RT+ Rn 
2) Nonadiabatic System 
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Since the resistor film thickness is only 300A and the linewidth is 60 µm, one 
can assum·e the film material is all surf ace and no bulk. Then considering it to 
be the surface of a semi-infinite solid ( ceramic substrate), the one dimensional 
cliff erential equation describing thermal behavior of the material is given as: 
--= ----
dt Ps Cs dx 2 
where: 
T is the temperature at time t and at any x position in the ceramic 
substrate (at the film-substrate interface x = o) 
k8 thermal diffusivity of the substrate ( .37 watt/ cm - degrees· C) 
Ps = density of the substrate (3.98 g/ cm 3 ) 
c8 = specifi.c heat of the substrate (.8 joule/g - degrees C) 
(15) 
The general solution for Equation (15) has been solved [23]. With some 
modifications (Appendix B), the temperature rise T, as function of the 
linewidth w of a resistor subjected to HBM testing at a voltage VnBM and 
under the nonadiabatic condition is given: 
Rs 
T, = 
5w 
2 
Rn+ Rr 
Where R 8 is the sheet resistance(300 0/square) 
(16) 5T 
1/2 
For comparison purposes, both Eqs. (14) and (16) were used to calculate the 
temperature rises of RTV encapsulated resistors which failed the .2%
1 
criterion. The results are listed in Table 10. The average HBM failure 
voltages in Table 5 were used. 
·In the adiabatic case, the calculated T,8 , which range from 4248 degrees C to 
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49,940 degrees C, are much higher than the melting temperature of the Ta 2N 
film ( Tim = 3000 degrees C). If Tim is assumed to be a critical temperature Tc 
.. which causes the film material to change, then Trs of the three low value bar 
resistors (R r ~ lKO) are overestimated by a factor of 1.4 to 1.75. The Trs of 
the two 4.87 KO resistors Rl (BAR) and Rl (meander) are overestimated by a 
factor of ~ 3.3. The Trs of higher value resistors (Rr > 8.6 KO) were 
dramatically overestimated. These results suggest that the adiabatic condition 
can be applied for low value resistors (R r ~ lKO). The adiabatic assumption 
' . ·--
is no longer valid for high value resistors due to the longer time constants, T = 
• 
C X (1500 0 + Rr). 
In the nonadiabatic cruse, the calculated Trs for both low and high value 
resistors are very low ( < 114 degrees C). Clearly, the nonadiabatic model fails 
to predict the Trs of failed resistors, both low and high value. 
Smith and Littau [24] have developed a nonadiabatic thermal model which 
accounts for failures of thin film resistors on silicon substrate. Their model is 
comparable to the thermal model described here for the nonadiabatic case. 
The good co.rrelation obtained in their study can probably be attributed to the 
fallowing cliff erences: 
1. Square pulses were used with no source resistor. 
2. Their failure criterion was defined as a .10% change in resistance which 
resulted in a much higher failure voltage. 
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3. Silicon oxide has poorer thermal conductivity (k8 = .014 watts/cm -
degrees C for silicon oxide versus 0.35 w.atts/cm - degrees C for ceramic 
substrate). 
. 
In conclusion, a nonadiabatic condition does not hold true during an entire 
ESD event when applied to a ceramic su ',rate (if the assumptions used to 
derive Tr in this study are reasonable val¥). Thus in order to relate the 
failure VEsDs to the physical parameters of ?he failed high value resistors, a 
better thermal model must be developed. Perhaps, an adiabatic condition 
takes place for a short time (hundreds of ns, similar to the lOOns (square 
pulse) on silicon substrate [16]), then the ceramic substrate begins to conduct 
heat ·away in a nonadiabatic fashion. The low Trs calculated using Eq. (16) 
suggest that when the system is nonadiabatic, the temperature rise is not 
really significant ( compared to Tc). It is speculated that Tc is reached in the 
adiabatic region. 
In the case of low value resistors (R < 5 KO), the adiabatic condition slightly 
o.verestimates the temperature rise so Eq. (14) can be used to provide a design 
rule for a minimum post-trim width for ESD robustness: 
w = eff min 
Rs Eo 
----·----
PJ CJ h Tc Rr + RB 
1/2 
(17) 
It should be noted that even through the adiabatic condition is assumed, it is 
possible that the ceramic surface ( ceramic-Ta 2 N interface) may be softened 
before the Ta 2 N melting temperature (Tim) is reached. Therefore, Tc is 
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chosen to be the melting temperature of the ceramic substrate (2040 degrees 
C) rather the Tim of 3000 degrees C. If this is not ·the case, then a design 
safety factor of 1.5 is achieved. 
For very low value resistors, such as the 50 · 0 RA in this study, the CDM 
causes more damage than the HBM as discussed in the conductor section (6.1). 
Even though the resistor areas are large due to R8 of 300 fl/square, care 
should be taken to design a small value resistor. First one must estimate the 
HIC capacitance (some measurements were reported by B. Unge~ (11]). 
Energies absorbed by the resistor for both HBM and CDM models should be 
compared to determine if Eq~r{12) or Eq. (17) is more appropriate. Again, Tm 
in Eq. (12) is 2040 degrees C for resistors. It should be noted that the 
minimum width recommended here is the narrowest W after the resistor is 
laser trimmed. The untrimmed linewidth (actual design width) should be 
large enough to incorporate variations in sheet resistance ( Wdesign ~ 
We rr . Rs . / Rs . . ) . JJ min maz,m•m muum•m 
In calculating T,s, we have assumed a uniform temperature in the resistor 
when power is supplied. This assumption implies that the current density is 
uniform and the resistor geometry is a rectangle. However, as seen in the 
F:rvfA. section, hot spots appeared to exit at t·he inner corners of 90 degrees C 
turns of meander resistors. · In fact the current density in those areas is not 
uniform [16,25]. To provide a more uniform current density in such an area, 
the following are recommended for meander resistors: 
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1) inner corners of the ladder and the shorting bar sections should be 
rounded. 
2) other corners (i.e. between two loops or between a loop and a ladder) 
should be coated with Au metalization (Figure 14). Gold coating these corners 
does not require additional masks or processing steps and, therefore, will not 
increase the total cost of HICs. 
The above recommendations do not apply to all resistor designs. These 
recommendations are for resistors which are more prone to ESD damage (i.e. 
small size, not in series and/or parallel with other components, and especially 
having one terminal. connected to an external lead). 
7. CONCLUSIONS 
The following conclusions are made: 
1. ESD does not appear to be a reliability problem for the 60 µm minimum 
linewidth Au conductor. 
2. Lower value capacitors are more sensitive to ESD than higher value 
capacitors made with the same anodization voltage. For the same 
capacitor value, 190V anodization voltage capacitors are more ESD 
robust than 90V anodization capacitors. 
0 
3. When ESD tested following the standard procedu·res (X-19435 
specification), capacitors appear to be more HBM sensitive than when 
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tested with a single HBM discharge. This was. because of the cumulative 
effect of capacitor charging voltages resulted from multiple HBM 
discharges. 
4. Due to high ESD charging voltages and a low breakdown voltage, low 
value 90V capacitors are not recommended. 
5. Thin film resistors are sensitive to ESD, especially low value resistors. 
ESD voltages as low as 600V can cause damage to resistors. 
6. Based on an adiabatic thermal model, design rules for more ESD robust 
conductors and low value resistors have been recommended. 
7. Based on the FMA results of failed meander resistors, a new design for 
meander resistor has been proposed. 
8. · No conclusive relationship between initial capacitor leakage currents and 
ESD sensitivities was found. 
9. RTV has no effect on conductors subjected to ESD. RTV has a small 
but insignificant effect on capacitors under ESD stresses. 
10. RTV has a significant effect on resistors. Without RTV, high value 
resistors can be damaged due to arcing at lower ESD voltages than when 
encapsulated. Since RTV encapsulation is the last processing step in 
HIC fabrication, extreme precautions should be taken to avoid 
unencapsulated HICs from being damaged by ESD. 
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To further understand the ESD effects on thin film passive components, the 
following future studies are proposed: 
1) A development of a thermal model to account for failures of high value 
resistors. A thermal model which consists of adiabatic response in a short 
time and nonadiabatic response thereafter has been suggested. 
2) A feasibility study on using closely spaced conductors as arc gaps to 
protect the HIC components from ESD damage. 
3) An evaluation of the proposed design for more ESD robust ·meander 
resistors. 
•i 
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APPENDIX A 
The adiabatic heat transfer equation: 
dT _ _ilil_ 
-dt pc 
For T(O) T0 and T( oo) = Tr, Eq. (19) can be solved: 
T, oo 
I dT = I ..tl!2_ dt 
To o pc 
Since q( t) is the heat source per unit volume: 
q(t) = E..ill ( hlw 
Where h.l.w. - Volume of the conductor (height.length.width)-
p(t) = _power dissipated 
Thus Eq. (20) becomes: 
00 
1 T, - T0 = --ht- f p(t) dt pc w 0 
00 
But f p( t) dt is the energy absorbed by the conductor Re under ESD stress 
0 
which has been calculated in the Theory section, Eqs.(5) and (6): 
00 
Re 
ERc = f p(t) dt = E 0 ----
o Re+ Rr 
Substituting Eq. (21) into Eq. (22), the temperature rise T, can be obtained: 
• 
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(23) 
APPENDIXB 
The heat transfer equation for the nonadiabatic case is: 
dT Ks d2 T 
-== -- --
dt Ps C8 dt 
Assuming the constant heat flux Q, the initial and the boundary conditions 
would then become: 
a) T(x,o) = T 0 atx=o,t~o 
b) T (x,t) = T 0 at x = oo , t > o 
dT 
c) Q = k dx x- 0 for t ~ o 
The general solution to Equation (24) with conditions a, b, and c has been 
solved (23] and given as: 
T - T0 = 2~ Jat/1r exp x
2 + ..!_ er/ x 
4at 2 . 2yat 
1 
- -
2 
where a= 
The surface temperature T = T(o,t) reduces to: 
T = 2~ Jat/1r + T0 
ks 
Replacing a= -- and ignoring T 0 , the surface temperature rise T, at the 
Ps Cs 
. 
film substrate interface becomes: 
1/2 
{24) 
;, 
(25) 
T, = 2Q t (26) 
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Equation (26) can be easily used to calculate the Tr of resistors subjected to 
square pulse testing since the heat flux Q is constant within the pulse 
duration t. For an ESD test of a resistor where the pulse is exponentially 
decayed, Equation (24) is modified by assuming the heat flux Q to be the 
average power density < p > between t = o and t = 5r (A=lw is the area of 
A 
the resistor). The t in Equation (26) is 57 seconds. Since 99% of the power is 
dissipated in the first five time constants, it is a reasonable assumption. The 
technique was used by Speakman [12] to provide direct comparisons between 
jl. 
power densities off ailed devices to power densities calculated from the Wun ch 
and Bell's semiconductor junction failure model [26]. With this assumption, 
Equation (26) for ESD events becomes: 
2 <P> 
Tr= A 
57 
1/2 
The average power can be calculated from Eq. ( 4) as: 
j 
where: 
Sr 
<P> = l J RTi 2 (t)dt 
5T 0 
Sr 
= 1 J RT J';i e -2t/r (t) dt 
· 5T 
0 
10 
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(28) 
• 
VnBM 1=---
p 1'-B + Rr 
Substituting Eqs. (28) and (29) in Eq. {27)and since A=lw, Tr becomes: 
Since: 
Rr 
Tr= --5lw 
l Rr = Rs -
w 
2 1/2 
5r 
Where Rs is sheet resistance (0/square) 
. 
An equation to calculate the Tr as function of the linewidth of a resistor 
subjected to an HBM-ESD event of potential VHBM under the nonadiabatic 
condition is obtained: 
Rs 
Tr= --
5 w 2 
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Table 1: HICs and Components Used For Experiments 
me Components Value Design /Fabrication 
Triple Track Conductor son Ti Pd Au 
60 µm linewidth 
618 Cl, C2 5 nF lQOV anodization 
924A 
C12, C22, 5 nF gov anodization 
C32, C42 
Q24H C12, C22 1 nF gov anodization 
C32, C42 
., 
763AE Rl 4.87 Kn meander (60 µm) 
R2 25.0 K 0 meander (60 µm) 
R3 1.0 Kn bar 
R4 100.0 K 0 meander (60 µm) 
RS 63.Q K 0 meander (60 µm) 
R6* 78.7 K 0 meander ( 60 µm) 
R7 16.6 K 0 meander (60 µm) 
RS 8.6 K 0 meander {60 µm) 
763AE II Rl 4.87 Kn bar 
R2 25.0 Kn meander (25 µm) 
R3 1.0 Kn bar 
R4 100.0 Kn meander {25 µm) 
RS 63.9 K 0 meander (25 µm) 
R6* 78.7 Kn meander (25 µm) 
R7 16.6 Kn I meander (25 µm) I 
I RS 8.6 Kn meander (25 µm) ! 
• 
' ' I i I 8'68F RI son . I bar I 
' ! R31 soon I bar I 
' 
I 
' 
* not evaluated 
~-
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1 Table 1: mes and Components Used For Experiments 
lflC Components 
Triple Track Conductor 
618 Cl, C2 
924A 
Q24H 
763AE 
763AE II 
I 
' I 
I 868F I 
' ! 
! 
* not evaluated 
Cl2, C22, 
C32, C42 
C12, C22 
C32, C42 
Rl 
R2 
R3 
R4 
RS 
R6* 
R7 
RS 
RI 
R2 
~ R3 R4 
RS 
R6* 
R7 
RS 
RI 
R31 
. 
I 
Value Design /F ab ri cat ion 
son Ti Pd Au · 
60 µm linewidth 
5 nF 1 gov anodization 
5 nF QOV anodization 
1 nF QOV anodization 
4.87 Kn meander {60 µm) 
25.0 K 0 meander {60 µm) 
1.0 K 0 bar 
100.0 K 0 meander {60 µm) 
63.Q K fl meander (60 µm) 
78.7 K fl meander {60 µm) 
16.6 K 0 meander ( 60 µm) 
8.6 K 0 meander (60 µm) 
4.87 K 0 bar 
25.0 K 0 meander (25 µm) 
1.0 K 0 bar 
100.0 K 0 
~ 
meander {25 µm) 
63.9 K 0 meander (25 µm) 
78.7 K 0 meander (25 µm) 
I 16.6 K 0 meander (25 µm) 
I 8.6 K fl meander {25 µm) 
I 
I 
son bar 
soon bar 
I 
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Capacitor 
Type 
618 
5 nF 
lQOV 
. Q24A , 
5 nF 
gov 
Q24H 
I nF 
. 
QOV 
• 
Table 2: HBM Capacitor Failures(% A; ~ .2%) 
Ile ESD Failure Voltage(% C ~ .2%) 
HBM+ HBM-
Sample 'Without Without 
Size RTV RTV RTV RTV 
4 1125!~~5 
'·· 
4 1050± 150 : 
' 
4 1500 ± 300 
I 
I 
4 l 1500 ± 300 
' I 
8 600 
637:!:~f 
t 
8 I 
I 
• 1 
8 637:!~f I 
I 
8 
I 
I 600 
i 
T 
8 337:!§f 
' 
4 450+450 
-150 
I 
I I I 
I 
! 
7 514:!:ff~ 
: 
' 
! 
' 
8 450+ 450 
-150 
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Table 3: HBM Capacitor Failures {Blown Out) 
ESD Failure Voltage (Shorted Capacitors) 
HBM+ HBM- . 
Capacitor Sample Without Without 
Type Size RTV RTV RTV RTV 
618 4 2175!1~~ 
5 nF 4 2550± 450 
.. 
' 
• 
lQOV 4 1875!3~~ 
4 2100 ± 300 
Q24A 8 1500 ± 300 . 
5 nF 8 1650!1~ 
gov 8 1350 ± 450 
,~, 8 1500 ± 300 
924H 8 900:1: 300 
) 
1 nF 4 1050!l~8 
I 
gov 7 I 900 ± 300 l I 
8 1087: ti~ 
-
• 
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Table 4: COM Failure Capacitors (% 0 ~ .2%) 
Capacitor Sample 
Type Size 
618 4 
"'' 
5 nF 4 
lQOV 4 
4 
Q24A . 4 
. 
5 nF 4 
gov 4 
-
4 
Q24H 4 
·-
1 nF 4 
oov 4 
4 
tonly 1 out of 4 
tt only 2 out of 4 
~c 
ESD Failure Voltage(% C ~ .2%) 
COM+ CDM-
Without Without 
1RTV RTV RTV RTV 
-
. 
-
. 
-
,At 
; 
-
2700 t . 
-
-
I . 
l -' 
T 
• 
3000 t : 
l 
2700tt 
I 
I 
2400t ! 
' 
I 
I 
' 2100 t I I 
I 
66 
• 
. . . .'· --,---~ - .. , ~ ' - •.. 
. • 
• f 
/ 
I I 
~R Table 5: HBM Failure Resistors (% R ~ .2%) 
(Sample Size is 3 for Each Group) 
Damage Yoltage (V) 
Resistor Value (KO) Type RTV Without RTV 
763AE 
RI 4.87 60 µm 1100!~~ 1500 J. 
R2 25.00 60 µm 3000 t * 
R3 1.00 BAR goo ±300 goo ±300 
R4 100.00 60 µm - 2700 
RS 63.90 60 µm - 2700 
R7 16.60 60µm 2400 ±300 2100 ±300 
RS 8.60 60 µm 1800 ±300 1800 
763AE II 
RI 4.87 BAR 2100 * I·" '...:., 
. 
R2 25.00 25 µm 2100 1400!~~ 
R3 1.00 BAR 800+ ioo -200 1200 
R4 100.00 25 µm - 1900:!:i~ 
RS 63.90 25 µm - 1700!~~ 
R7 16.60 25 µm 1500 ±300 1300:!:i~ 
RS 8.60 25 µm 900 I 1200 
868F 
RA .050 BAR - 2200:!:i~ 
RB .500 BAR 900 ±300 1200 ±300 
t only one out of 3 
* arcing between conductors tied to terminals 
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Table 6: HBM Resistor Failures (Open) 
Damage Voltage or 
Maximum% ~R at 3000V (1) R 
Resistor Value (KO) ~ Type RTV Without RTV 
. 
763AE 
Rl 4.87 60µm 2100 ±300 < 150%* 
R2 25.00 60µm < .2% ** -
R3 1.00 BAR 2100 :1:600 < 15%* 
R4 100.00 60µm - - < 1%* 
RS 63.QO 60µm - < 1%* 
R7 I 16.60 60µm 2000:!:~ v1Qd±aoo· ' I 
' RS 8.60 60µm 2700 ±300 /' 1500 ±300* I 
763AE II ~ 
I 
RI 4.87 BAR < 35% •• -
R2 25.00 25 µm 3000 t < 13%* 
R3 1.00 BAR 2100 ±600 < 20% 
I I R4 100.00 26µm - < 11%* 
I 
RS 
l < 30%$ 63.90 25µm I -
: 
I 
' ' 3000* R7 16.60 25µm ! 2100 ±300 
i 
I 
I 
2100:!:~* RS 8.60 25 µm I 1500 ±300 I 
868F I 
RA I BAR I . < 1.2% .050 ' I -I 
RB .500 BAR 
j 
2500:!:t~ < 55% j 
. 
(1) If a resistor did not Cail as open, 
the maximum % ~R at 3000V is entered. 
• Arcing between terminals - % !:l.RR varies 
, ** Arcing between conductors tied to terminals 
t Only one out of 3 
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Resistor 
763AE 
Rl 
R2 
R3 
R4 
RS 
R7 
RS 
763AE D 
• 
Rl 
R2 
R3 
R4 
RS 
R7 
RS 
868F 
RA 
RB 
•· • . ·-• ·- • ·~• 
•· :r . .... • ... • - .. - . - . 
• 
Table 7: COM Resistor Failures(% ~ ~ .2%) 
. (Sample Size is 3 ror Each Group) 
• 
ESD Damage Voltage (V) 
RTV Without RTV 
Value (KO) Type COM+ COM- COM+ 
4.87 80µm 1500 1350 ~-450 1500 
25.00 60µm 300) 2700 -
1.00 BAR· 800 800 600 
100.00 60µm - 2100 t -
83.g() 80µm • 3000 t • 
16.60 60µm 2700 3(XX) 
300). 
8.60 60µm 1800!= 1800 1500 
4.87 BAR • • -
25.00 25µm ~+100 -200 2400 2400 
1.00 BAR soo+lOO -200 700!:= 700!= 
100.00 2S µm - • -
83.00 25µm • -
• 
18.80 25 µm 1800 ~300 1100•:'00 -200 1800!= 
.. 
8.SO 25 µm 1200 ±300 1200 
300+200 1 -100 
.050 B.~ 2100 2100 2100 :t: 300 
.500 BAR 600 600 I 600 . 
t only one out or 3 samples 
,, 
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COM-
1800 
2700 
800 
-
-
2400 
1850: 150 
-
2400 
700:!:11 
-
-
2100!~ 
1600+ 200 
-100 
1800 :J:300 
800 
' • 
-
' 
• 
Table 8: COM Resistor Failures (Open) 
Damage Voltage or 
' 
Maximum% llRR at 3000V (1) 
RTV Without RTV 
Resistor Value (KO) Type COM+ CDM- CDM+ COM-
783AE 
Rl 4.87 5011m <1% <1% < 8% < 3% 
R2 25.00 SO µm < .3% < .3% - < .3% 1 i 
R3 1.00 BAR 2400 %300 2400 2:800 3000 3000 
R4 100.00 50 pm • - • • 
RS 63.g 80 µm • - - • 
R7 l!.8 60 ,,.m - <1% - <1% 
RS 8.8 80 "m < 1% < 8% <2% <5% 
7S3AE II 
• 
, 
. 
Rl 4.87 BAR • • • • 
$ 
R2 25.00 2511m <1% < 3% <5% l <2% I 
I 4 
R3 1.00 BAR 2100:!:B 2700 :t:300 < &2% 
t < 80% . 
R4 100.00 25 µm 
I 
• • 
• 
' 
• 
I 
RS 53.g() 25 µm • • • -. 
. 
• 
R7 . 18.S · 25 pm <7% < 1.5% < 14% 3000 I 
RS 8.S 25· pm 2700~= 3000 I 2700 :-J::300 I 2700 :300 I . 
8S8F 
. 
RA .050 BAR < .2% < .5% < .5% < .5% I I RB .500 BAR 3000 2700 l < 300% <100% . 
( 1) It a resistor d-id 110, tail u open, 
the maximum% ~R at 3000V is entered. 
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Capacitor 
' 
lQOV-SnF 
QOV-SnF 
QOV-lnF 
.. : . 
• 
• 
Table g: Charging Voltages of Failed Capacitors 
[tsD * VEsD * I I j I 
% C ~ .2% Vcr1 Vcrs {Blowout) I Ycr1 I 
I I 
1rV) (V't . (V) (V) I (V't 
. ' 
' 
I 
I 
I 
' 
' 
~r : goo 17.65 I 84.84 1500 I 2g.41 I I I I 
I I I 
. 
600 11.76 56.56 1200 ' 23.53 . I . t ! 
t I 
300 27.27 113.72 600 54.55 
* Lowest failure VEsD, recorded in Tables 2· & 3 
• 
•,· 
V s 
·;.\~ 
., '.· ... 
', ; 
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Vcrs 
(V) 
141.4 
113.12 
227.4 
• 
' ~ . . -
' 
',, 
Table 10: Calculated Temperature Rise of 
d R . (°'-- aRR ~ .2~) ,. . Faile es1stors Yo 70 
Failure 
Value w VisD Adiabatic T, 5T Nonadiabatic 
Resistor 'KO) fµm) (V) (degrees C) (µsec) T, ( degrees 8) 
763AE 
RI 4.87 60 1100 9873.6 3.185 46.10 
R2 25.00 60 3000 17,653 13.25 40.41 
R3 1.00 120* goo 4248 1.25 31.38 
.. 
. 
R4 · 100.00 60 - - - -
I 
I 
RS 63.90 60 - - - ,; -
R7 16.60 60 2400 16,541 9.05 45.82 
RS 8.60 60 1800 16,745 5.05 ' 61.84 
763AE II 
Rl 4.87 110* 2100 10,706 3.185 4g.gg 
R2 25.00 25 2100 4g,g40 13.25 114.06 
' 
R3 .. 1.00 100* 800 4795 1.25 35.71 
R4 100.00 25 - - - -
\ 
RS - -J 63.90 25 -- - -
R7 16.60 25 1500 37,218 I 9.05 103.10 
RS 8.60 25 900 24,067 I 5.05 89.04 
868F 
RA .050 1500* - - - -
I 
I 
RB .500 120* goo 
I 
5262.5 ' l .625 43.85 
* effective width after trimming 
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